Abstract-Manufacturers want high power density for the onboard battery chargers of plug-in hybrid electric vehicles. Wide bandgap devices can be used to shrink other passive components by increasing the switching frequency, but the bulk dc link capacitor of the ac-dc power factor correction stage, becomes one of the major barriers to higher power density, because its volume depends on the ripple power at the double line frequency in a dc current charging system. However, if this double line frequency ripple flows into the battery, the dc link capacitance can be significantly reduced. This charging scheme, named as sinusoidal charging in this paper, is analyzed and implemented based on a two-stage battery charging system, which is comprised of one full bridge ac-dc stage and one dual active bridge dc-dc stage. We further find that converter loss causes ripple power imbalance and bigger dc link capacitance. Therefore, the impact of converter loss on the ripple power balance is analyzed, and a feedback control on the dc link voltage ripple is proposed based on this analysis in order to further reduce the dc link capacitance. The effectiveness of the proposed solutions is verified in both Si-based and GaN-based charging systems.
by shrinking the size of passive components [1] [2] [3] [4] . In [5] , [6] , a battery charger with wideband gap devices shows promising advantages in efficiency and power density.
However, the on-board Level 2 battery charger topology usually adopts single-phase ac-to-dc converter which interfaces a household electrical outlet [7] . As power factor correction (PFC) is required, the ac input voltage and current will be sinusoidal, so that input power pulsates at two times the line frequency. This pulsating power is usually stored in a capacitor bank, which has high capacitance, high volume, and low lifetime if electrolytic capacitors are used. The size of the dc link capacitor is determined by the ripple power at two times the line frequency instead of the switching ripple; therefore, the dc link capacitors becomes the major power density barrier of the battery charger when wideband gap devices are used [5] .
Researchers have made large efforts to reduce the dc link capacitance in order to avoid using an electrolytic capacitor for a longer lifetime, while meanwhile keeping a high power density in different single-phase ac-dc energy conversion applications. In LED driver applications, the overall ripple energy at double line frequency can be reduced by moderately distorting the ac input current, while the resultant power factor can still fulfill the standard requirement [8] , [9] . Inductive storage can be used to replace the low-lifetime capacitors [10] , [11] , but in actuality will reduce the overall power density due to its lower energy density as compared to capacitive storage (i.e., capacitors) [12] . Given the same ripple energy, capacitance is reduced by enlarging the capacitor voltage ripple. This concept can be implemented directly to the dc link capacitor, as shown in a grid-interface bidirectional converter [13] , which increases device voltage stress. Alternatively, it can be implemented in the auxiliary capacitors [12] , [14] [15] [16] , with increased realization complexity.
Specifically for battery chargers, if the battery pack can take the low frequency charging current ripple, the dc link capacitance will be significantly reduced because the capacitors only need to filter the current ripple at the switching frequency. [17] and [18] compare battery capacity under dc charging and pulse charging with similar current waveform that this paper will use, and the difference is minor: 0.55% and −1.4%, respectively. [19] shows an around 2°C temperature rise due to increased RMS value. In all, although long-term tests on battery lifetime are certainly necessary, preliminary results show two times line frequency ripple current causes minor impact to battery capacity and temperature rise. Therefore, it is possible to propose charger designs with the charging current containing low frequency ripples. With the similar concept the charger topology and control scheme varies. Most single stage topology only has energy storage at the output; therefore, the two times line frequency ripple will naturally flow into the battery [20] [21] [22] . Multiple-stage designs in [23] [24] [25] [26] directly feed the rectified ac voltage to the dc/dc stages to realize both galvanic isolation and charging power conditioning; therefore, no regulated dc link is present. In [27] , the dc link voltage is closed-loop controlled to have designated dc and ripple amplitude, but the steady-state error of the ripple exists due to insufficient gain of PI controller at the ripple frequency. Furthermore, the resultant charging current ripple relies on the mathematical dependence to the dc link ripple, and is therefore not directly and fully controlled.
In [6] , [28] [29] [30] , we proposed a two-stage charging system with a regulated dc link and fully controlled sinusoidal charging current -designated as sinusoidal charging and shown in Fig. 1 . The main benefits are: 1) small dc link capacitance, and thus low volume; 2) small dc link voltage ripple, enabling safer operation of newly developed GaN transistors and converter efficiency optimization; 3) fully-controlled charging current waveform, which facilitates more flexible control of the charging profile in terms of ripple power, with the intent to improve charging efficiency [30] and potentially battery lifetime as well [31] , [32] . This paper synthesizes the idea of this sinusoidal charging scheme and gives in-depth analysis of ripple power balance and control realization. In addition, this paper also analyzes the converter loss impact on the increase of dc link voltage ripple under ideal sinusoidal charging. This dc link voltage ripple can be suppressed by a direct control path on the voltage ripple. Compared to the scheme of the PI controller in [27] , this paper examines both resonant-controller-based and rotating-frame-based control solutions which have much higher control gain.
The paper is organized as follows: Section II explains the concept of sinusoidal charging, and quantifies the volume reduction on the dc link capacitor with the proposed charging scheme. Section III introduces the operation of dual active bridge (DAB) with a sinusoidal charging current, and based on that, the controller design and implementation are described. Nonideal factors, such as converter loss, can cause ripple power imbalance in an input-ripple-equals-output-ripple control strategy. Thus, an additional provision is needed to ensure the correct suppression of the ripple power in the dc link capacitor. Section IV introduces the concept and implementation of loss compensation for dc link, based on which a feedback control on the charging current ripple is proposed, further reducing the dc link capacitance. Section V shows the experimental results of the prototype. Section VI concludes the paper.
II. PROPOSED SINUSOIDAL CHARGING SCHEME
The dc link capacitor could be of great concern in the battery charger in terms of volume. The required capacitance and ripple current for a single-phase ac-dc converter can be derived as
in which V ac , I ac are the RMS values of line voltage and current, respectively, ω is the line frequency in rad/s, V dc is the average of the dc link voltage, and ΔV dc is the required peakto-peak value of the dc link voltage ripple. Consider a 6.6-kW, 240-V input battery charger, the resultant dc link capacitance is 912 μF with 12% ripple of 400-V dc link voltage, and the resultant capacitor current ripple is 12.3 A. Using film capacitors or electrolytic capacitors leads to the result in Table I . The electrolytic capacitor design requires higher capacitance for enough current rating. Here, the derating ratio of 75.7% is assumed for lifetime consideration. The film capacitor and electrolytic capacitor volumes are 56.8 and 16.5 in 3 , respectively, even only the low frequency ripple current is considered. In fact, the high frequency current from both the ac-dc stage and dc-dc stage also flows into the dc link capacitors, which will lead to a higher required ripple current rating and larger capacitor bank. In a SiC PHEV charger, the designed dc link capacitor occupies 25% of the total volume, even though part of the ripple energy is already allowed in the battery [5] .
If all ripple power flows into the batteries, also taking into account a constant battery voltage in the double line frequency period, the charging current in a lossless condition will have a sinusoidal waveform with a dc bias as
where I b is the average charging current, which comes from the required charging profile. The ripple power at two times the line frequency in (3) equals to the ripple power at the input side. Thus, no ripple power need to be stored in the charger and the dc link capacitors can be eliminated. In this paper, charging with current in the form of (3) is named as sinusoidal (current) charging. Note that the amplitude of the current ripple in (3) is equal to the dc component. The battery charger under investigation contains one full bridge (FB) ac-dc stage and one DAB dc-dc stage, as shown in Fig. 2 . DAB is a promising topology for isolated and bidirectional power conversion due to zero voltage switching (ZVS) for both primary and secondary bridges, small passive sizes, and utilization of parasitic and fixed switching frequency [33] [34] [35] . In this configuration, the FB ac-dc stage is controlled to realize PFC and dc link voltage regulation, and the DAB dc-dc stage is used to achieve sinusoidal charging. Since charging current waveform mainly influences the dc-dc stage, the next section will focus on the analysis and control design of the DAB dc-dc stage with sinusoidal current charging.
III. CONTROL DESIGN AND IMPLEMENTATION OF SINUSOIDAL CHARGING ON DAB CONVERTER
In this paper, phase shift modulation (PSM) of DAB is used for simplicity. With PSM, both FB output voltages (v p and v s ) are 50% duty cycle square wave with a phase shift ϕ, the average output current can be derived as [33] (4) in which N ps is the transformer and turns ratio from the primary to secondary sides, V dc is the dc link voltage, f s is the switching frequency, V b is the battery voltage, and L lk is the leakage inductance of the DAB transformer. We can see that the DAB with a PSM is a current source in nature. The target of the control strategy is to obtain regulation of the DAB output current in the form of (3). In state-of-art implementations, a low bandwidth PI controller is normally used to control the dc charging current of the battery [36] [37] [38] and in [39] , a 20-Hz current regulator is used. The main advantages of this implementation are good performance and simplicity. However, for this particular application, the sinusoidal charging of the batteries requires a control strategy with a bandwidth as high as possible in order to obtain a high instantaneous power balance between the mains and the batteries, as explained in Section II. The block diagram of the DAB's control scheme can be seen in Fig. 3 . The phase shift to output current transfer func- tion G iϕ can be obtained as (5) by perturbation and linearization on (4)
where Φ is the steady-state phase shift at the operating point. The output current is sensed and then filtered by a low-pass filter (LPF) to attenuate the switching noise. The dc value of the current reference is given by charging profile, and the phase information is obtained from the phase lock loop at the ac input.
The transfer function from the DAB phase shift to the DAB output current in (5) is a constant gain. Therefore, the main dynamic behavior of the DAB comes from the LPF. The current regulator should obtain a stable and high bandwidth control loop depending on the order of the LPF. 1.2 kHz is also considered as the minimum cutoff frequency of the filter in order to avoid interferences in the sinusoidal current of twice the line frequency of 120 Hz. With a first order filter, a PI regulator can achieve 20-dB/dec attentuation for the loop gain. Fig. 4 shows the experimental waveforms with this sinusoidal charging on a silicon charger. The closed-loop control scheme is able to regulate the charging current to (3) and synchronized with the ac voltage. However, we can still see a dc link voltage ripple about 25 V. Imperfect implementation of (3) such as phase delay will undoubtedly cause ripple power imbalance and capacitor voltage ripple, but it does not turn out to be the main reason as we measured. In the next section, converter loss is examined as another possible cause, which is unstraightforward at the first glance.
IV. CONVERTER LOSS MODEL
In this section, the converter loss model is derived to serve as the base of ripple balance analysis in Section V, but not for precise converter efficiency prediction. Dominant converter losses come from semiconductor switches and magnetic components (inductor and transformer) so other losses such as driving loss and capacitor loss are ignored. Furthermore, in order to account for the power loss influence on the dc link voltage ripple at two times the line frequency, the loss model will keep the 120-Hz component information.
A. AC-DC Stage Semiconductor Losses
The conduction losses p con PFC can be obtained given that the ac-dc stage is in continuous conduction mode. ) · 2R ds(on) (6) where i ac (t) is the inductor average current over the switching period, and Δi ac(pp) (t) is the peak-to-peak value of the inductor current ripple. If unipolar modulation is used [40] , during each switching period, two of the four switches will be switched on and off under hard switching conditions. The other two switches will be under soft-switching, but subject to the reverse recovery loss of their body diodes. The switching loss p sw PFC in the ac-dc is given by
where E on and E off are the turn-on and turn-off energy of the selected semiconductor devices; V dc is the dc link voltage; f s is the switching frequency; Q rr is the reverse recovery charger of the body diode. The reverse recovery loss expression is detailed in [41] .
B. AC-DC Stage Inductor Losses
The ac side inductor loss includes winding loss and core loss. The winding loss p cu Lac is obtained by p cu Lac (t) = (i 2 ac (t) + Δi ac(pp) (t) 2 
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) · R cu Lac (8) where R cu Lac is the resistance of the inductor winding. The inductor core loss p core Lac is estimated using the Steinmetz equation as
where K c , x, and y are the coefficients of the selected magnetic material; L ac is the boost inductance of the ac-dc stage; A e and V e are the effective cross section area and the volume of the selected magnetic core; and N Lac is the number of turns of the inductor.
C. DC-DC Stage Semiconductor Losses
The RMS value of the leakage inductor current, while keeping the line frequency component, can be derived as [42] i lk(rms) (t) =
where the phase shift ϕ(t) can be solved from (3) and (4) . Since all the devices under phase-shift modulation operate with 50% of the duty cycle and there are always two devices conducting for each full-bridge, at any instant, the current through the leakage inductor current goes through two devices in the primary side and two devices in the secondary side. Then the total conduction losses in the DAB are given by
At r = 1 in (10), the DAB can achieve a maximum ZVS range with respect to the output current level [28] . At very low switching current, partial ZVS is realized, resulting in higher switching loss compared to full ZVS but still negligible compared to other losses. When r = 1, the derivation of switching loss requires ZVS range judgment, and the resultant analytical expression becomes too complicated. In section V, we will show the qualitative analysis of this case.
D. DC-DC Stage Semiconductor Losses
For the transformer, the winding loss calculation is calculated as
where R tp and R ts are the transformer winding resistance from the primary and secondary sides, respectively. The core loss is estimated using the Steinmetz equation in (14) . Note that the flux swing does not change during the sinusoidal charging cycle.
where K c , x, and y are the coefficients of the selected magnetic material; A e and V e are the effective cross section area and the volume of the selected magnetic core; and N s is the number of turns of the secondary winding.
V. LOSS INFLUENCE ON RIPPLE POWER AND RIPPLE POWER COMPENSATION

A. Loss Influence on Capacitor Ripple Power
Some assumptions can be made to simplify the analytical expressions. First, the high frequency effects are ignored due to low current ripple under continuous conduction mode, so all the conduction loss and inductor core loss only consider up to 120 Hz. Second, both the switching energy and the reverse recovery charge are assumed to be linear with respect to the switching current, as illustrated in [6] for GaN devices and [41] for Si MOSFETs. Therefore, the total switching loss contains a constant term plus a linear term with respect to ac current. The loss of the PFC stage is then derived as
in which P sw PFC const is the constant term of the switching loss, and V sw (in Volt) is the slew rate of the linear term. Representing the resistive terms in (15) by a lumped resistor R PFC and expanding (15) using a Fourier series yields
The total DAB losses, by neglecting the switching loss is
where R DAB is a lumped resistor from (12) and (13). Assuming r = 1, Fourier series expansion on (17) yields
Both (16) and (18) have dominant components at dc and two times the line frequency. Higher even-order frequencies are low in magnitude. Then the total converter loss can be expressed as p loss (t) ≈ P 0 − P 2 cos(2ωt) (19)
The ripple power in the dc link capacitor under sinusoidal charging can be derived as
Under steady-state conditions, the dc component above will be zero, thus (21) simplifies to
Since P o is not equal to P 2 , ripple power at two times line frequency always exists in the dc link capacitor. The amount of ripple power depends on the difference between the constant loss P o and the amplitude of double-line-frequency loss P 2 .
From (23) we can determine that the contributors for ripple power imbalance include the switching loss terms of the acdc stage, and also the DAB transformer core loss P core tran . It is interesting to see from (20) and (23) that the conduction loss in the PFC stage actually does not contribute to ripple power imbalance. If r = 1 in the DAB stage, additional switching loss due to hard switching will be added to p loss DAB in (18) so (22) will be updated but still remains nonzero.
B. Capacitor Ripple Power Compensation
To compensate the capacitor ripple power in (23), the output current is controlled as
where the amplitude of the current ripple I bm is increased to be higher than average current value I b , compared to the case of sinusoidal charging in (3). Substituting (24) into (21) yields the capacitor ripple power p rip
By adjusting the amplitude of the current ripple I bm , the ripple power at two times the line frequency can be effectively canceled out. The full compensation condition is given by
The condition in (26) can be fulfilled by a closed-loop control, as shown in Fig. 5 . The dc link voltage ripple, obtained from the measured dc link voltage error, is compared with a zero reference, indicating the control target is to suppress the voltage ripple into zero. As the most dominant ripple component is at two times the line frequency, the loop regulator R(s) should has sufficiently high gain at this frequency. The output of the controller is added to the reference of a pure sinusoidal charging waveform. Authors in [27] used a PI controller for the dc link voltage, which can eliminate the dc steady-state error, but not the steady-state error at two times the line frequency. One way to realize high-gain R(s) is via a resonant controller [43] in the form of (27) or (28) 
R(s)
Both controllers show infinite gain at two times the line frequency 2ω, and thus will outperform a simple PI controller in terms of steady-state error at this frequency. In our implementation, we adopted (28) instead of (27) because the controller in (28) can delay the phase of the error signal at a tuned frequency of 2ω by 90°, while (27) provides no phase change at this frequency [43] . The reason for the 90°phase delay requirement is explained in the control block diagram (see Fig. 6 ). The output of R(s) is used as part of the ripple current reference for the DAB output current, and the inner DAB current loop, once closed, can be treated as a unity gain. Then the controlled DAB output current ripple is proportional to the dc link capacitor current by a negative gain -V b /V dc due to the rule of ripple power conservation. It is clear that the controller R(s) converts a sinusoidal voltage error e rip into a sinusoidal current output, which eventually modifies the capacitor voltage ripple. To ensure a negative feedback, the output current of R(s) should delay 90°t o the input. This is the opposite of the capacitor current/voltage relationship, which is a 90°phase lead, but it will compensate for the effect of the aforementioned negative gain −V b /V dc in the forward channel.
In practice, the resonant controller cannot achieve infinite gain at the tuned frequency because of implementation error and intentionally reduced quality factors to deal with the sensitivity in frequency change. Therefore, the nonideal resonant controller cannot suppress the steady error of voltage ripple at two times the line frequency into zero. In contrast, by using the phase-lock-loop information, a better solution in rotating frame is shown as Fig. 7 . The transformation from stationary frame to rotating frame in Fig. 7 is called unbalanced d-q transformation, in which single phase variables are used as the α-axis component, while the orthogonal imaginary β-axis components are forced to be zero [44] . After the transformation, the two times the line frequency component becomes the dc in dq rotating frame in which a simple PI controller can ensure zero steady-state error. The main difference in this study compared to [44] is after unbalanced inverse dq transformation, the β-axis component instead of the α-axis component is used as the output due to the required 90°phase delay, as mentioned in the resonant controller analysis. From [45] , we can derive the stationary-frame-equivalent transfer function of a controller H(s) designed in dq frame as
where the outmost negative sign compensates for the negative gain in the forward channel as mentioned. If H(s) is a PI controller, only the integrator term will remain during the simplification of (29) , and then R(s) will become the ideal resonant controller in (28) .
With either design of controller R(s) -namely (27) or (28) -An additional term of charging current ripple is generated and added to the original sinusoidal charging current reference. This additional charging current ripple will cancel the effect of converter loss, and further reduce the dc link voltage ripple, whose spectrum is dominant at two times the line frequency.
VI. EXPERIMENTAL RESULTS
Two proof-of-concept battery charger prototypes were built with Si super junction MOSFETs and enhancement-mode Gallium Nitride multichip modules [46] . The circuit parameters are listed in Table II . A Delfino C28343 DSP control card from Texas Instruments is used to realize the digital control system. The testing condition of the GaN charger is different from the Si charger because of the GaN device maximum voltage limitation [47] .
The closed-loop control strategies in Sections III and IV were applied. Figs. 8 and 4 (see Section III) show the experimental results of dc charging and pure sinusoidal charging on the Si charger. In both cases, we can see that PFC is achieved at the ac side. For sinusoidal charging, the battery charging current is synchronized and in phase with the input voltage at two times its frequency. The dc link voltage ripple measurement was done by applying offset to channel 2, and amplified by a math function. With both 25-V ripple, the dc charging requires 250-μF capacitance, while sinusoidal charging only requires 40 μF, which is an 84% reduction. However, pure sinusoidal charging still exhibits dc link voltage ripple at two times the line frequency, indicating that the ripple power is not completely balanced.
In Figs. 9 and 10, the closed-loop control strategies on the dc link voltage ripple were implemented. We can see the resonant controller solution in Fig. 10 cannot fully suppress the 120-Hz ripple, while the rotating frame controller almost eliminates the 120-Hz ripple with only higher order harmonics left. The resultant voltage ripple is 10.5 and 8.1 V with the resonant controller and rotating frame controller, respectively, compared to the 25-V ripple without compensation in Fig. 4 .
Similar experiments were conducted on the GaN charger. Figs. 11 and 12 show the experimental results of dc charging and pure sinusoidal charging. With both 14.7-V ripple and 14.5-V ripple, the dc charging requires 670-μF capacitance, while sinusoidal charging only requires 70 μF, which is a 90% reduc- tion. Similar to Si charger, dc link voltage ripple still exists at two times the line frequency due to converter loss. By doing rotating-frame-based closed-loop control on the dc link voltage ripple, the 120-Hz ripple is almost eliminated and the resultant voltage ripple is 3.8 V, as shown in Fig. 13 .
VII. CONCLUSION
In a PHEV battery charger, the dc link capacitor occupies a large portion of the total volume, even if other passive components can be significantly shrunk by using wide band gap semiconductor devices at high frequency, mainly because the required capacitance is largely determined by ripple power at two times the line frequency. In this paper, sinusoidal charging scheme was proposed to reduce the dc link capacitance by balancing the ripple power from input and output. However, pure sinusoidal charging control cannot eliminate the dc link voltage ripple. It was found that the converter loss with sinusoidal charging has a dc component and also a second-order harmonic component, whose difference results in ripple energy in the dc link capacitors.
In order to fully compensate for the imbalance, a closed-loop control is proposed to directly control the dc link votlage ripple. To achieve zero steady-state error at two times the line frequency, both resonant-controller-based and rotating-frame-based control schemes are analyzed. Two experimental prototypes, one with Si MOSFETS and one with a GaN multichip module, both comprising a single-phase PFC and a dc-dc DAB converter, were built to verify the analysis. Compared to dc charging, a sinusoidal charging scheme can reduce the dc capacitance by 84% and 90% for the Si charger and the GaN charger, respectively. The rotating frame controller can eliminate the dc link voltage ripple at the tuned frequency, leaving only the higher order harmonics in the dc link voltge. In contrast, the resonant controller cannot fully suppress the 120-Hz ripple.
